


DOLPHIN V4 Core Description - PRELIMINARY

December 15, 2014





REVISION HISTORY

The following major modifications and improvements have been made to the first version of this document:

No	Major Changes
1.0	Initial Release for Dolphin V4
1.1	Added graphics and updated pull down configurations
2.0	General update of datasheet values. Several values were updated.
2.1	Corrected TX current – previous included CPU Current

Published by EnOcean GmbH, Kolpingring 18a, 82041 Oberhaching, Germany www.enocean.com, info@enocean.com, phone ++49 (89) 6734 6890

© EnOcean GmbH All Rights Reserved

Important!

This information describes the type of component and shall not be considered as assured characteristics. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the EnOcean website: http://www.enocean.com.

As far as patents or other rights of third parties are concerned, liability is only assumed for modules, not for the described applications, processes and circuits.

EnOcean does not assume responsibility for use of modules described and limits its liability to the replacement of modules determined to be defective due to workmanship. Devices or systems containing RF components must meet the essential requirements of the local legal authorities.

The modules must not be used in any relation with equipment that supports, directly or indirectly, human health or life or with applications that can result in danger for people, animals or real value.

Components of the modules are considered and should be disposed of as hazardous waste. Local government regulations are to be observed.

Packing: Please use the recycling operators known to you. By agreement we will take packing material back if it is sorted. You must bear the costs of transport. For packing material that is returned to us unsorted or that we are not obliged to accept, we shall have to invoice you for any costs incurred.

2.1



DOLPHIN V4 PRELIMINARY

TABLE OF CONTENT

1	GENERAL DESCRIPTION	4
	1.1 Typical Applications	
	1.2 Technical Data	
2	FUNCTIONAL DESCRIPTION	
	2.1 Block Diagram	
	2.2 Circuit Description	
	2.2.1 Ultra Low Power Blocks	
	2.2.2 RF Blocks	
	2.2.3 Operating Modes	
	2.2.4 Microcontroller and Peripherals	
	2.2.5 Mixed Signal Sensor Interface	
	2.3 I/O Description and Operational Characteristics	
	2.3.1 Using RVDD	
	2.4 I/O Configuration	12
	2.4.1 Configuration options	
	2.4.2 GPIO supply voltage - IOVDD	
	2.4.3 Behaviour of WXIDIO / WXODIO as digital output	15
3	RF Parameters and Electrical Characteristics	16
	3.1 Absolute Maximum Ratings (non operating)	
	3.2 Operating Conditions	
	3.3 Current Consumption (excluding output currents via I/Os)	17
	3.4 Power Management and Voltage Regulators	18
	3.5 Frequency Generation	19
	3.6 Timers	
	3.7 Transmit Operation	20
	3.8 Receive Operation	
	3.9 Serial Interfaces	
	3.10 Microcontroller and Memory	
	3.11 Mixed Signal Interface	
	3.12 Auxiliary Blocks	24



1 GENERAL DESCRIPTION


DOLPHIN V4 is a complete system-on-chip transceiver solution for bi-directional ultra low power RF applications.

Dolphin V4 is optimized for ultra-low power consumption allowing supply by ambient (harvested) energy.

DOLPHIN V4 comprises an RF transceiver, an 8051 microcontroller core with peripherals and several unique power management blocks.

A SW development environment based on a powerful and flexible API is provided for the development of customer-specific solutions.

This API allows the development of customer specific firmware in C-language and provides functions for chip configuration, transmission



and reception of radio telegrams based on the EnOcean radio protocol, ID management, I/O handling, control of power down modes and more.

1.1 Typical Applications

DOLPHIN V4 is designed for use in switches, sensors, actors, receivers and transceivers for building, home, and industrial automation.

In a self-powered device configuration it can be powered by various kinds of energy harvesters, such as electro-dynamic energy converters, solar cells, and energy converters for temperature differentials and vibrations.

It can also be used in line-powered devices such as receivers with switched outputs or gateways.




1.2 Technical Data


Frequency (Modulation	Type) 315 MHz (ASK) ¹ / 868.3 MHz (ASK) ¹ 902.875 MHz (FSK) / 928.35MHz (FSK)
Transmit power	programmable -2 to +6 dBm (depending on applicable regulation)
Receiver sensitivity	-98 dBm (315.000 MHz) ² -96 dBm (868.300 MHz) ² -98 dBm (902.875 MHz) ² -95 dBm (928.350 MHz) ²
Data rate (transmitter)	125 kbps
Radio protocol	EnOcean
Ultra Low Power Manag	ement typ. 100nA sleep mode with wake up timer
Microcontroller	optimized 16.384 MHz 8051 μC, 64 kB Flash, 4 kB RAM
Mixed signal sensor inte	erface 14 configurable I/O pins+ 2 wake input pins
Integrated I/O peripher	rals 4-wire interface, PWM, UART, Schmitt trigger
ADC / DAC	5 channel up to 12 bit / 4 channel 8 bit
Voltage regulators	On chip regulator, 1.8 V supply provided for external circuitry
Supply voltage	2 V - 5.0 V, threshold for start-up: 2.6 V
Radio standards Re	ady for compliance with EN 300220, FCC 47 CFR part 15 and ARIB-STD108

- 1) according to ISO/IEC 14543-3-10
- 2) @ 0.1% telegram error rate (based on transmitted sub-telegrams)

2 FUNCTIONAL DESCRIPTION

2.1 Block Diagram





2.1

Green.Smart.Wireless.

DOLPHIN V4 PRELIMINARY

2.2 Circuit Description

2.2.1 Ultra Low Power Blocks

Voltage Limiter

DOLPHIN V4 provides a voltage limiter which limits the supply voltage VDD of DOLPHIN to a value VDDLIM which is slightly below the maximum VDD ratings by shunting of sufficient current (see section 3.4).

Threshold detector

DOLPHIN V4 provides an ultra low power ON/OFF threshold detector. If VDD > VON, the power distribution and control logic turns on the chip to CPU mode. If VDD \leq VOFF it initiates the automatic shut down of DOLPHIN V4 by the power distribution and control logic.

Watchdog Timer

DOLPHIN V4 provides an ultra low power watchdog timer based on an internal Watchdog RC Oscillator (WRCO) and programmable digital counter which periodically starts up DOLPHIN by a Supply On Reset (SOR). The watchdog timer cannot be turned off for circuit reliability reasons, but it is resetable by CPU 8051 to prevent unwanted resets of DOLPHIN.

Continuously supplied RAM0

The special supplied RAM0 is provided for storage of measurement values with comparably low energy effort during "Deep Sleep Mode", and "Flywheel Sleep Mode". At CPU 8051 operation the RAM0 is supplied from DVDD. If DVDD is turned OFF, its supply is connected to UVDD to keep the RAM0 content alive as long as possible. If VDD drops far below VOFF there is no guarantee, but experience shows that the RAM0 content is most probably still valid.

2.2.2 RF Blocks

DOLPHIN V4 provides a configurable RF transceiver part with integrated state machines for the reception (RX) and transmission (TX) of radio telegrams based on the EnOcean radio protocol. 868.3 MHz, 315 MHz, 902.875 MHz and 928.35 MHz protocols used in EnOcean products are available.

2.2.3 Operating Modes

Besides the "OFF Mode" DOLPHIN V4 provides one active mode (CPU Mode) and four standby- and sleep modes. The four standby- and sleep modes use various timers and frequency sources. This allows selecting the most power saving and sufficiently accurate timed operation strategy.

The operating modes in order of increasing energy demand are:

- 1. OFF Mode
- 2. Deep Sleep Mode (only UVDD supply regulator running)
- 3. Flywheel Sleep Mode (only UVDD supply regulator running)
- 4. ShortTerm Sleep Mode (only UVDD supply regulator running)
- 5. Standby Mode
- 6. CPU Mode

DOLPHIN V4 PRELIMINARY

Supply On Reset

A supply on reset (SOR) is executed when VDD reaches VON or whenever one of the following events causes a default reconfiguration:

- HW reset (signal on an input pin)
- SW reset (SW command)
- Watchdog or flywheel-timer time-out

An SOR causes the default configuration of DOLPHIN V4 to be loaded. An internal CPU RC oscillator (CRCO) will clock 8051 CPU.

After the supply on reset, DOLPHIN V4 will enter "CPU Mode".

Active Mode

The "CPU Mode" is used for system management tasks, preparation for TX and RX, and mixed signal sensor interface activity controlled by the 8051 CPU.

The "CPU Mode" is typically entered as default configuration after an SOR or configured from "ShortTerm Sleep Mode" with the CPU 8051 running on the CRCO.

It can be also entered from "Standby Mode" with the CPU 8051 running on the XTO (crystal oscillator).

When the XTO has been turned on, is stable running and DOLPHIN V4 is configured for TX, the CPU may switch on the TX state engine.

When the XTO has been turned on, is stable running and DOLPHIN V4 is configured for RX, the RX state engine may be switched on.



It is important to prevent DOLPHIN V4 transitioning from "CPU Mode" to "OFF Mode" during writing or erasing of FLASH memory. Failure to do so could result in damage to the FLASH memory and / or data corrpution.

Therefore the supply voltage should be measured and the energy budget should be calculated prior to writing or erasing FLASH memory.

The TX state engine can be only used when the XTO is stable running and the 8051 CPU is running on the XTO clock.

A single packet (subtelegram) is transmitted under autonomous control of the TX state machine. To save energy, the 8051 CPU may be stopped (standby mode) while the TX state engine is running. In this case the selected sleep mode (sleep destination) is initiated at the end of the packet (subtelegram) transmission.

If active during packet (subtelegram) transmission, the 8051 CPU may interrupt the transmission and move back to "CPU Mode". If the 8051 CPU is still active at the end of a packet (subtelegram) transmission, DOLPHIN V4will enter "CPU Mode".

DOLPHIN receives consecutive packets (subtelegrams) under autonomous control of the RX state machine. According to configurable conditions the 8051 CPU may be waked up for management actions or data processing during the receiving process. If active during receiving, the 8051 CPU may interrupt the RX state engine and move back to "CPU Mode".

2.1

Green.Smart.Wireless.

DOLPHIN V4 PRELIMINARY

Sleep Modes

"Standby Mode" is intended for short interruptions of DOLPHIN V4 activity where only the 8051 CPU is stopped to save energy. The CRCO or the XTO (if already turned ON) and the CPU timers remain active and all register and memory content remains valid to ensure fastest wakeup and highest timing accuracy at the cost of higher power consumption.

After wakeup from "Standby Mode" by timer time-out (except watchdog timer or flywheel timer) or external interrupt, all memory and register content is valid and no time consuming initialization is needed.

In case of a time-out of the flywheel timer or the watchdog timer, DOLPHIN V4 will be restarted.

"ShortTerm Sleep Mode" is intended for interruptions which are significantly longer than the XTO startup time (e.g. between subtelegrams).

During "Shortterm Sleep Mode", CPU register and RAM content (and therewith the TX or RX history) remain valid. Only the TX, RX and synthesizer configuration is lost.

The short term sleep timer is based on a Short Term RC Oscillator (SRCO) with moderate accuracy but much lower power consumption compared to the XTO.

Wakeup from "ShortTerm Sleep Mode" is typically caused by the time-out of the short term timer and resulting in the system entering "CPU Mode" clocked by CRCO.

At this point, the TX, RX and synthesizer configuration has to be re-initialized before the radio functionality can be used again.

"Flywheel Sleep Mode" is intended for high precision system timing in low duty-cycle synchronous networks.

The flywheel timer is a resettable and pre-settable timer with programmable cycle time and clock divider that is clocked by a wristwatch crystal oscillator (WXTO).

In "Flywheel Sleep Mode" only the ultra low power blocks and an ultra low power WXTO based multi-function flywheel timer are active. This timer wakes up DOLPHIN V4 periodically for TX or RX activity and timing re-synchronization.

It is also possible to wake DOLPHIN V4 using the WAKE# pins from "Flywheel Sleep Mode". After wakeup from "Flywheel Sleep Mode" all register and memory content has to be reinitialized.

"**Deep Sleep Mode**" is intended for ambient energy powered, event triggered TX applications, where ultra-low power consumption is mandatory.

In "Deep Sleep Mode" only the ultra low power blocks except the WXTO and the flywheel timer are active.

"Deep Sleep Mode" is interrupted periodically by an RCO-based ultra low power watchdog timer to allow system polling. It is possible to wake DOLPHIN V4 using the WAKE# pins from "Deep Sleep Mode".

After wakeup from "Deep Sleep Mode" all memory and register content has to be reinitialized.

OFF Mode

DOLPHIN V4 is in "OFF Mode" when the supply voltage is insufficient, i.e. below the VOFF threshold. There is no activity in this mode and DOLPHIN V4 will only consume a very low leakage current from the potentially weak energy sources.

Dolphin V4 will exit this mode once the supply voltage exceeds the VON threshold.

DOLPHIN V4 PRELIMINARY

2.2.4 Microcontroller and Peripherals

DOLPHIN V4 contains an 8051 CPU assisted by TX and RX state machines, system timers, CPU timers, and memories as boot ROM, XRAM, FLASH, a specially supplied data RAM0 and the serial interface 0.

The tasks of the 8051 CPU are:

- Initialization of DOLPHIN V4 memory and configuration registers
- Configuration of the radio part
- Configuration of the TX and RX state machines and timers
- Protocol handling of the TX and RX process
- Optional data en- and decoding, en- and decryption, as well as other data manipulation.
- Execution of various user specific applications as e.g. mixed signal sensor interface operation
- Communication with a host processor or peripherals
- Control of self-check of DOLPHIN in the end application or during production (e.g. some kind of loop-back transmission)

For fastest reaction times and minimum energy consumption the 8051 CPU can be started using the CPU RC oscillator (CRCO) and may later switch the clock supply to the crystal oscillator (XTO) clock once this clock has stabilized.

The 8051 CPU may communicate with a host processor or its peripherals via the serial interface 0. Serial interface 0 may be switched between SPI and UART operation.

Another serial interface (serial interface 1) with UART operation is available on the mixed signal interface.

An external serial ROM or EEPROM can be connected to the CPU 8051 via the serial interface 0 or the serial interface 1 to provide additional data or program storage.

To allow protection of the program code against manipulation or read out, a part of the internal FLASH memory can be R/W protected by setting a code protection bit.

2.2.5 Mixed Signal Sensor Interface

DOLPHIN V4 supports a mixed signal sensor interface with 10 almost freely configurable I/O lines for:

- Digital control and digital sense by up to 10 configurable digital I/O's
- Output of an analog signal by using an D/A converter
- Sensing of up to two single-ended or differential analog values by using the high performance A/D converters when they are not used by the RX system
- PWM output

The analog functions can be configured to 8 of the 10 I/Os whereas the other 2 I/Os are reserved for wristwatch crystal oscillator operation.

The mixed signal sensor interface configuration is done by a mixed signal I/O interface multiplexer in combination with the function block multiplexers.



2.3 I/O Description and Operational Characteristics

Symbol	Functions	Operational Characteristics
DECET	Reset input	Internally supplied by UVDD. Active high re-
RESET	Programming Interface (Reset)	set. External 10kΩ pull-down required.
	Wristwatch XTAL input	32 kHz oscillator for flywheel timer
WXIDIO	Slow digital I/O	max 15 μA output current (UVDD supplied,
		output available also in deep sleep mode)
	Wristwatch XTAL output	32 kHz oscillator for flywheel timer
WXODIO	Slow digital I	max 15 μA output current (UVDD supplied,
	Optional output of VON signal	output available also in deep sleep mode)
	Wake DOLPHIN from Deep	Internally supplied by UVDD.
WAKE0	Sleep or Flywheel sleep mode	
	Slow digital input	
	Wake DOLPHIN from Deep	Internally supplied by UVDD.
WAKE1	Sleep or Flywheel sleep mode	
	Slow digital input	
UVDD	Ultra low power voltage	Not for supply of external circuitry!
0000	regulator	
VDDLIM	Voltage limiter input	Parameters defined in 0
VDD	Unregulated supply voltage	At startup of DOLPHIN VON (see 0) has to be
VDD	input	exceeded.
RFN	RF output	
RFP	RF output	
	RF supply voltage regulator	Max. 10 mA for external circuitry. See 2.3.1!
RVDD	output	Switched off while in deep sleep, short term
		sleep and flywheel sleep mode.
	Programming Interface	HIGH: programming mode active
PROG_EN	(Enable programming mode)	LOW: operating mode
		External 10kΩ pull-down required.
ADIO0	Analog input	For configuration options see 2.4.1.
ADIO1	Digital I/O	Supplied by IOVDD
ADIO2		
ADIO3		
	Analog I/O	For configuration options see 2.4.1.
ADIO4	Digital I/O	Supplied by IOVDD
ADIO5	Analog output	For configuration options see 2.4.1.
, 10103	Digital I/O	Supplied by IOVDD
	Analog output	For configuration options see 2.4.1.
ADIO6	Digital I/O	Supplied by IOVDD
	UART RX	Serial interface 1.

2 1



DOLPHIN V4 PRELIMINARY

	Analog output	For configuration options see 2.4.1.
	Digital I/O	Supplied by IOVDD
ADIO7	UART TX	Serial interface 1.
ADIO7	5 7	Serial interface 1.
	Programming Interface	
	(Synchonization output)	
	SPI chip select	Serial interface 0
SCSEDIO0	Digital I/O	
	Programming Interface (SPI)	
	SPI serial clock	Serial interface 0
SCLKDIO1	Digital I/O	
	Programming Interface (SPI)	
	SPI/UART Write Serial (Input)	Serial interface 0
WSDADIO2	Digital I/O	
	Programming Interface (SPI)	
	SPI/UART Read Serial (Output)	Serial interface 0
RSDADIO3	Digital I/O	
	Programming Interface (SPI)	
	GPIO supply voltage input	Connect either to DVDD or to supply of exter-
IOVDD		nal circuits within the tolerated voltage range
		of IOVDD. See also section 2.4.2.
	Digital supply voltage	Max. 5 mA for external circuitry.
DVDD	regulator output	Switched off while in deep sleep, short term
		sleep and flywheel sleep mode.
GND	Ground connection	

2.3.1 Using RVDD

If RVDD is used in an application circuit a serial ferrite bead shall be used and wire length should be as short as possible (<3 cm). The following ferrite beads have been tested: 74279266 (0603), 74279205 (0805) from Würth. During radio transmission and reception only small currents may be drawn (I<100 μ A).

Pulsed current draws from RVDD have to be avoided. If pulsed currents are necessary, sufficient blocking has to be provided.



2.4 I/O Configuration

2.4.1 Configuration options


General purpose I/O (GPIO) groups 0, 1, 2 are equipped with I/O pads capable of flexible configurations including tri-state option, programmable pull up resistor, schmitt trigger input and analog I/O. GPIO2 group pads have lower drive capability, since they are running on the UVDD power domain.

	Name	Power On	D	Digital input configuration			Digital Output	SPI Master	UART	PWM output	Analog	WW XTAL
		Config	Input Enable	Pull	Direction	Schmitt Trigger						
<u> </u>	RESET	Input pull down										
0	SCSEDIO0	Tristate		X	Up or Down		Х	Chip Select		Х		
GPIO 0	SCLKDIO1	Tristate	V	Х	Up or Down		Х	Clock				
	WSDADIO 2	Tristate	X	Х	Up or Down		Х	Data In	I			
V	RSDADIO3	Tristate		Х	Up or Down		Х	Data Out	0			
^ 	ADIO0	Tristate		Х		Х	Х			Х	I	
	ADIO1	Tristate		Х	Up or	Х	Х				I	
	ADIO2	Tristate		Х	Down	Х	Х				I	
	ADIO3	Tristate	V	Х		Х	Х				I	
GPIO 1	ADIO4	Tristate	X	×			Х			Х	I/O	
	ADIO5	Tristate		X	Up or		Х				0	
	ADIO6	Tristate		X	Down		Х		I		0	
; V	ADIO7	Tristate		×			Х		0		0	
^	WXIDIO	Tristate	Х	×	Up or Down	Х	X or VON					I
GPIO 2	WXODIO	Tristate	*	Х	Up or Down	Х	X or VON					0
GP	WAKE0	Input				Х						
\	WAKE1	Input				X						




Input Enable is automatically deactivated when a pin is configured as analog.

DOLPHIN V4 PRELIMINARY



Equivalent schematic GPIO0: Tri-state option (INPEN), programmable pull-up/down



Equivalent schematic GPIO1 and 2: Tri-state option (INPEN), programmable pull up/down, analogue I/O. Schmitt trigger input is available for four GPIO1 pins.

INPEN Digital input enable PUEN Pull-up enable PDEN Pull-down enable.

C Internal buffered digital input

EnOcean GmbH Kolpingring 18a 82041 Oberhaching Germany Phone +49.89.67 34 689-0 Fax +49.89.67 34 689-50 info@enocean.com www.enocean.com Subject to modifications PRELIMINARY DOLPHIN V4 V4 Core Description 2.1 December 15, 2014 Page 13/24

DOLPHIN V4 PRELIMINARY

I Internal digital output signal

OEN Digital output enable POC Power-on control ANAE Analog function enable

ANA_IN Internal analog signal connection



The transistor enabling the input generates a voltage drop. Therefore the voltage measured at the pad is much lower than IOVDD/UVDD (e.g. GPIO0/1: 2.1 V instead of IOVDD=3.3 V; GPIO2: 0.8 V instead of UVDD=1.8 V)!

2.4.2 GPIO supply voltage - IOVDD

For digital communication with other circuitry (peripherals) the digital I/O configured pins of the mixed signal sensor interface (ADIO0 to ADIO7) and the pins of the serial interface 0 (SCSEDIO0, SCLKDIO1, WSDADIO2, RSDADIO3) may be operated from supply voltages different from DVDD. Therefore an interface supply pin IOVDD is available which can be connected either to DOLPHIN's regulated DVDD or to an external supply within the tolerated voltage range of IOVDD (see 0). Please note that the wristwatch XTAL I/Os WXIDIO and WXODIO are always supplied from UVDD.




If DVDD=0 V (e.g. in any sleep mode or if VDD<VOFF) and IOVDD is supplied, there may be unpredictable and varying current from IOVDD caused by internal floating nodes. It must be taken care that the current into IOVDD does not exceed 10 mA while DVDD=0 V.

If DVDD=0 V and IOVDD is not supplied, do not apply voltage to any above mentioned pin. This may lead to unpredictable malfunction of the device.



For I/O pins configured as analog pins the IOVDD voltage level is not relevant! However it is important to connect IOVDD to a supply voltage as specified in 0.



DOLPHIN V4 PRELIMINARY


2.4.3 Behaviour of WXIDIO / WXODIO as digital output

WXIDIO can be used as digital output, i.e. the output state can be controlled by software. WXODIO provides the output signal of the threshold detector for VON when set as digital output.

Both WXIDIO and WXODIO are supplied by UVDD. Their output values remain valid also when Dolphin V4 is in deep sleep mode.

Behaviour of WXODIO

- At power up: TRISTATE until VDD>VON then HIGH
- if VDD>VON then HIGH
- if VDD<VON then LOW
- if VDD< VOFF TRISTATE or LOW



Behaviour of WXIDIO

- At power up: TRISTATE until VDD>VON

- VDD>VOFF: Output state according to software control

- VDD<VOFF: Output state stable or TRISTATE



3 RF Parameters and Electrical Characteristics

3.1 Absolute Maximum Ratings (non operating)

Symbol	Parameter	Notes	Min	Max	Units
VDD	Supply voltage at VDD and VDDLIM		-0.5	5.5	V
IOVDD	Supply voltage for GPIO0/1		-0.5	3.6	V
GND	Ground connection		0	0	V
VINA	Voltage at every analog input pin		-0.5	2	V
VIND1	Voltage at digital input pins (GPIO0/1, WAKE0/1, RESET, PROG_EN)		-0.5	3.6	V
VIND2	Voltage at digital input pins (GPIO2)		-0.5	2	V
ESDS	Electrostatic discharge VDD, VDDLIM, UVDD, WAKE0, WAKE1, RESET	according to AEC-Q100-002 (JESD22-A114):	1		kV
ESDN	Electrostatic discharge other pins	HBM: R=1.5 kΩ, C=100 pF	2		kV
PTOT	Power dissipation			300	mW

3.2 Operating Conditions

Symbol	Parameter	Notes	Min	Max	Units
VDD	Supply voltage at VDD and VDDLIM		VOFF	5.0	V
		Valid for	0	5	V/ms
VDDSLP	Tolerated supply voltage slope	rising and			
		falling slope			
IOVDD	Supply voltage for GPIO0/1		1.7	3.6	V
GND	Ground connection		0	0	V
VINA	Voltage at every analog input pin		0	2.0	V
V/INID1	Voltage at digital input pins (GPIO0/1,		0	3.6	V
VIND1	WAKE0/1, RESET, PROG_EN)				
VIND2	Voltage at digital input pins (GPIO2)		0	2.0	V



3.3 Current Consumption (excluding output currents via I/Os)

Symbol	Parameter	Conditions / Notes	Тур	Max	Units
IDD _{OFF}	Current Consumption "OFF Mode"	@ VDD=1 V @27 °C	75		nA
IDD_{DS}	Current Consumption "Deep Sleep Mode"	@27 °C @85 °C	100 350	130 1000	nA nA
IDD_{FS}	Current Consumption "Flywheel Sleep Mode"	@27 °C @85 °C	700 1000	880 2000	nA nA
IDD _{SS}	Current Consumption "Short Term Sleep Mode"	@27 °C @85 °C	3.4 15	5 20	μA μA
IDD_SB	Current Consumption "Standby Mode"	Ultra low power blocks, @27 °C voltage regulators and @85 °C XTAL oscillator running	1.0 1.2	1.2 1.8	mA
IDD _{CPU}	Current Consump- tion "CPU Mode"	Voltage regulators, XTAL, and CPU 8051 at 16.385 MHz	3.9	4.8	mA
IDD_{TX}	Current Consumption TX	@928.35 MHz, 125 kbps FSK, 0 dBm TX power, CPU stopped		24	mA
IDD_RX	Current Consumption RX	@928.35 MHz, CPU stopped	22	26.5	mA



At start-up and after wake-up from deep sleep, flywheel sleep, and short term sleep modes a current peak of up to 600 mA will be drawn for up to 3 μ s. This must be taken into account in energy budget calculations and for the design of power supplies!



Power Management and Voltage Regulators 3.4

Symbol	Parameter	Conditions / Notes	Min	Тур	Max	Units		
Voltage Regulators								
VDDR	Ripple on VDD, where Min(VDD) > VON				50	mV _{pp}		
UVDD	Ultra Low Power supply		1.7	1.8	1.9	V		
tUON	Regulator turn on time	At rectangular turn on of VDD from turn on of VDD to regulators active4085 °C -2565 °C			50 33	ms ms		
RVDD	RF supply		1.65	1.8	1.95	V		
DVDD	Digital supply		1.65	1.8	1.95	V		
ΔDVDD% ΔRVDD%	Voltage regulator varia- tion	Over temperature only; related to room temperature			±1.2	%		
VBG	Bandgap reference		1.10	1.21	1.30	V		
ΔVBG%	Bandgap voltage toler- ance magnitude	Over temperature only; related to room temperature			±2	%		
Voltage Li	miter							
VLIM	Limitation voltage		4.0	4.5	5.5	V		
ILIM	Shunting current of limiter				50	mA		
Threshold	Detector							
VON	Turn on threshold voltage		2.3	2.45	2.6	V		
VOFF	Turn off threshold voltage	Automatic shutdown if VDD drops below this level	1.85	1.9	2.1	V		
ΔVON_OFF	Difference between turn on and turn off threshold voltage		0.35	0.47	0.59	V		



3.5 Frequency Generation

Symbol	Parameter	Conditions/Notes	Min	Тур	Max	Units
XTAL Oscilla				- / [-		
fXO	XTAL oscillator frequen- cy			16.384		MHz
tXOON	Crystal oscillator startup time		0.7	0.8	1.2	ms
Wristwatch	XTAL oscillator					
fWXO	XTAL oscillator frequen- cy			32.768		kHz
RWXO	Wristwatch XTAL series resistor			50	100	kΩ
ΔfWXO	Relative XTAL frequency tolerance	Depends on application and used crystal tolerance. Oscillator circuit will add typ ~30% to crystal tolerance. Typical crystal tolerance assumed here: 30 ppm		40		ppm
tWXOON	Crystal oscillator startup time			1	10	S
CRCO oscilla	ator (CPU RC oscillator)					
fCRCO	RC oscillator frequency		11.7	16.384	22.8	MHz
tCRCOON	RC oscillator startup time				1	μs
WRCO oscil	lator (Watchdog RC osc	illator)				
fWRCO	WRCO oscillator frequency			100		Hz
ΔfWRCO	Relative RC frequency tolerance	Uncalibrated One time calibrated			40 10	%
tWRCOON	RC oscillator startup time			10		ms
SRCO oscilla	ator (Short term RC osc	illator)				
fSRCO	SRCO oscillator frequency			100		kHz
ΔfSRCO	Relative RC frequency tolerance	Uncalibrated Calibrated (Over <100 ms after calibration. Calibration over minimum 200 periods and max. ±1% change of UVDD within this interval.)		40 4		%
tSRCOON	RC oscillator startup time			10		μs



3.6 Timers

Symbol	Parameter	Conditions/Notes	Min	Тур	Max	Units				
Watchdog Timer (supplied by UVDD)										
т	Nominal watchdog in-	At nominal WRCO	0.01		167772	S				
T_{WDT}	terval (24 bit)	frequency								
ShortTerm 1	Timer (for low power med	ium-term, medium acc	uracy a	pplication	ns, supp	lied				
by UVDD)										
т	Nominal short-term tim-	At nominal CRCO	0.01		655.35	ms				
T _{STI}	er interval (16 bit)	frequency								
Flyweel Tim	er (for setup of synchrono	ous networks, supplied	by UVD	D)						
т	Nominal flywheel timer	At nominal WXO	0.001		16384	S				
T_{FWT}	interval (24 bit)	frequency								

3.7 Transmit Operation

Symbol	Parameter	Conditions / Notes	Min	Тур	Max	Units
RTX	Transmit data rate			125		kbit/s
POUT	Typical output power	4 steps, 4 dB each	-2	0		dBm

3.8 Receive Operation

Symbol	Parameter	Conditions / Notes	Min	Тур	Max	Units
RRX	Receive data rate			125		kbit/s
S0 _D	Normal receiver sensitivity			-95		dBm



3.9 Serial Interfaces

Symbol	Parameter	Conditions / Notes	Min	Тур	Max	Units
SPI Data Rate	Data Bata	Configured as			2	Mbit/s
	SPI Master					

Symbol	Parameter	Data Rate Mode	Actual data rate (bps)	Deviation from desired data rate
		"2400"	2403,76	+0.16%
		"4800"	4785,05	-0.31%
UART	Data Rate TX	"9600"	9660,38	+0.63%
	(Generated by Dolphin V4)	"19200"	18962,96	-1.23%
		"38400"	39384,62	+2.56%
		"57600"	56888,89	-1.23%

3.10 Microcontroller and Memory

Symbol	Parameter	Conditions / Notes	Min	Тур	Max	Units		
Microco	ntroller 8051							
fuc	CDLL 90E1 clock speed	With XTO or CRCO as		16.384		MHz		
fUC	CPU 8051 clock speed	frequency source.						
Memory	Memory							
	Boot ROM		-	4k*8	-	bit		
	XRAM		-	4k*8	-	bit		
	RAM0	UVDD supplied	-	32*8	-	bit		
	FLASH Size		-	64k*8	-	bit		
	FLASH Endurance	@25 °C	20000			cycles		
	FLACIL Data Batantian	@25 °C	100			years		
	FLASH Data Retention	@85 °C	10			years		



3.11 Mixed Signal Interface

Parameter	Conditions / Notes	Min	Тур	Max	Units			
Analog Input Mode (ADIO0-4)								
Measurement range	Single ended	0		RVDD	V			
	Internal reference RVDD/2							
Input coupling			DC					
Measurement bandwidth			100		kHz			
Input impodance	Single ended against	10			MΩ			
Input impedance	GND @ 1 kHz							
Input capacitance	Single ended against			10	pF			
Input capacitance	GND @ 1 kHz							
Effective measurement resolution			10		Bit			
10bit measurement								
Offset error			5	10	LSB			
Gain error			5	10	LSB			
INL			2	4	LSB			
DNL			<0.5	1	LSB			
8bit measurement								
Offset error			1	2	LSB			
Gain error			1	2	LSB			
INL			0.5	1	LSB			
DNL			<0.125	0.25	LSB			

Offset Error: Describes the offset between the minimal possible code and code 0x00.

Gain Error: Describes the offset between maximum possible code and full scale (e.g. 0x3FF for 10 bit measurements).

Integral Non-Linearity (INL): Describes the difference between the ideal characteristics and the real characteristics. Only values between minimum and maximum possible code are considered (excluding offset error and gain error).

Differential Non-Linearity (DNL): Measures the maximum deviation from the ideal step size of 1 LSB (least significant bit).

Effective resolution: Results from the signal-noise ratio of the ADC and is given in Bit. The number describes how many bits can be measured stable. The criterion selected here is that the noise of DNL is <±0.5 LSB.

Measurement Bandwidth: The measurement bandwidth is internally limited by filters. A quasi static signal must be applied as long as the filter needs to settle. SettlingTime= 1/(MeasurementBandwidth)*In(2^resolution[Bit])

DOLPHIN V4 PRELIMINARY

Symbol	Parameter	Conditions / Notes	Min	Тур	Max	Units
_	Output Mode (ADIO4-7)					
	Output range	Single ended	0.05		VBG	V
	Output coupling			DC		
	Output registance	Single ended against			1	kΩ
	Output resistance	RGND @ 1 kHz				
	Output resolution			8		bit
Digital Ir	put Mode					
VIH1	Input HIGH voltage		2/3			V
VIIII	GPIO0, GPIO1, PROG_EN		IOVDD			
VIL1	Input LOW voltage				1/3	V
VILI	GPIO0, GPIO1, PROG_EN				IOVDD	
VIH2	Input HIGH voltage		2/3			V
	GPIO2, RESET, WAKE#		UVDD			
VIL2	Input LOW voltage				1/3	V
	GPIO2, RESET, WAKE#				UVDD	
	Pull up resistor	@IOVDD=1.7 1.9 V	90	132	200	kΩ
		@IOVDD=3.0 3.6 V	38	60	75	kΩ
	Pull down resistor	@IOVDD=1.7 1.9 V	90	132	200	kΩ
		@IOVDD=3.0 3.6 V	38	60	75	kΩ
	Maximum logic speed of	WXIDIO, WXODIO,			1	Hz
	"slow digital" pins	WAKEO, WAKE1	4.0			
RI	Input resistance	For GPIO0/1/2, no	10			MΩ
CT	To and a second state of	pull resistor enabled		-	10	
CI	Input capacitance	For GPIO0/1/2		6	10	pF
Digital O	utput Mode		0.0			
VOH1	Output HIGH voltage		0.9			
	GPIO0 and GPIO1		IOVDD		0.1	
VOL1	Output LOW voltage GPIO0 and GPIO1				IOVDD	
	Output HIGH current	IOVDD=3.0-3.6 V			2	mA
IOH1	GPIO0 and GPIO1	IOVDD=1.7-1.9 V			0.65	mA
	Output LOW current	IOVDD=3.0-3.6 V			-2	mA
IOL1	GPIO0 and GPIO1	IOVDD=1.7-1.9 V			-0.65	mA
IOLI		10000-1.7 1.5 0			0.03	ША
	Output HIGH voltage		0.9			
VOH2	GPIO2		UVDD			
	Output LOW voltage		0.00		0.1	
VOL2	GPIO2				UVDD	
TO.115	Output HIGH current				15	μΑ
IOH2	GPIO2					
TOL 2	Output LOW current				-15	μA
IOL2	GPIO2					



3.12 Auxiliary Blocks

Internal Temperature Sensor								
	Temperature range		-40		85	°C		
	Temperature measure-	When calibrated			5	K		
	ment error	(offset corrected)						
	Temperature Source	Bandgap voltage with linear tempera- ture behaviour						
	Temperature measure- ment gain	DC offset will vary statistically from device to device		0.725– 1.9e-3*T		mV/K		